Error correcting code analysis for cache memory high reliability and performance. - Daniele Rossi 001; N. Timoncini; M. Spica; Cecilia Metra (DATE, 2011)