Built in Self Test Based Design of Wave-Pipelined Circuits in ASICs. - V. Vireen; N. Venugopalachary; G. Seetharaman; B. Venkataramani (VLSI Design, 2009)