A Technique for Throughput and Register Optimization during Resource Constrained Pipelined Scheduling. - Nagendran Rangan; Karam S. Chatha (VLSI Design, 2005)