Designing fault-tolerant, testable, VLSI processors using the IEEE P1149.1 boundary-scan architecture. - Yervant Zorian; Najmi Jarwala (ICCD, 1989)