A soft error tolerant register file for highly reliable microprocessor design. - Nastaran Rajaei; Ramin Rajaei; Mahmoud Tabandeh (Int. J. High Perform. Syst. Archit., 2017)