FPGA IP Core for DC Motor Control With Adaptive Neural Network PID Tuning, and High-Resolution Encoder Interface. - Naveen C; Sandeep Singh Chauhan; C. Paramasivam; Veerpratap Meena (IEEE Access, 2024)