A fault tolerant test hardware for L1 cache module in tile CMPs architecture. - Saha Mousumi; Navneet Kumar Gautam; Biplab K. Sikdar (VDAT, 2015)