An area-efficient and low-latency GF(2m) multiplier for FPGA applications. - Vinod Babu Pusuluri; Shyam Peraka; Varshitha Budida; Navya sri Dulla (Integr., 2026)