Area Efficient & High Performance Word Line Segmented Architecture in 7nm FinFET SRAM Compiler. - Vinay Kumar; Neeraj Kapoor; Sudhir Kumar 002; Monila Juneja; Amit Khanuja (VLSID, 2019)