Gate-level modeling for CMOS circuit simulation with ultimate FinFETs. - Nicolas Chevillon; Morgan Madec; Christophe Lallement (NANOARCH, 2012)