A Mismatch Resilient 16-Bit 20 MS/s Pipelined ADC. - Satyajit Mohapatra; Hari Shanker Gupta; Nihar Ranjan Mohapatra; Sanjeev Mehta; Arup Roy Chowdhury; Nisha Pandya (VLSID, 2019)