Automatic Insertion of Gated Clocks at Register Transfer Level. - Nithya Raghavan; Venkatesh Akella; Smita Bakshi (VLSI Design, 1999)