Toggle-Masking for Test-per-Scan VLSI Circuits. - Nitin Parimi; Xiaoling Sun (DFT, 2004)

Low Power Reduced Pin Count Test Methodology. - Krishna Chakravadhanula; Nitin Parimi; Brian Foutz; Bing Li; Vivek Chickermane (ATS, 2007)