A New Current Profile Determination Methodology Incorporating Gating Logic to Minimize the Noise of CPU Chip by 40%. - Nivedita Laskar; Suman Debnath; Alak Majumder; Bidyut K. Bhattacharyya (J. Circuits Syst. Comput., 2018)