Design procedure of 25.8 Gbps/lane re-timer IC regarding power integrity. - Kenji Kogo; Takayasu Norimatsu; Norihiro Kohmu; Takashi Kawamoto (IEICE Electron. Express, 2017)