A New Automatic Logic Interconnection Verification System for VLSI Design. - Takashi Watanabe; Makoto Endo; Norio Miyahara (IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1983)