1.2V 300MHz CMOS PLL for clock generation in 0.35UM process. - Deana McDonagh; K. I. Arshak; O. Abubaker (Communication Systems and Networks, 2006)