Partitioning and Placement Technique for CMOS Gate Arrays. - Gotaro Odawara; Takahisa Hiraide; Osamu Nishina (IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1987)