Dynamic Allocation of Physical Register Banks for an SMT Processor. - Norito Kato; Masanori Yamato; Osamu Tujimoto; Mikiko Sato; Koichi Sasada; Kaname Uchikura; Mitaro Namiki; Hironori Nakajo (PDPTA, 2004)