A Novel BIST Scheme Using Test Vectors Applied by Circuit-under-Test Itself. - Jishun Kuang; Ouyang Xiong; Zhiqiang You (ATS, 2008)