Level-2 cache for high performance /390 μ-processors. - H. Barsuhn; W. Lochlein; D. Wendel; U. Wille; P. Coppens (Microprocess. Microprogramming, 1992)

Technology and design of GaN power devices. - Peter Moens; Abhishek Banerjee 003; P. Coppens; Aurore Constant; Piet Vanmeerbeek; Z. Li; F. Declercq; L. De Schepper; H. De Vleeschouwer; C. Liu; B. Padmanabhan; W. Jeon; et al. (ESSDERC, 2015)