An Efficient Hardware Architecture for High Throughput AES Encryptor Using MUX Based Sub Pipelined S-Box. - S. Sridevi Sathya Priya; P. Karthigaikumar; N. M. Siva Mangai; P. Kirti Gaurav Das (Wirel. Pers. Commun., 2017)