An Area-Efficient VLSI Architecture with Ladner-Fischer PPA for High-Speed Pseudo-Random Bit Generation. - Sakkthi Saranya; P. Maran; Sita Devi Bharatula; B. Naresh Kumar Reddy (ICCCNT, 2024)