A 32Gb/s 0.36pJ/bit 3nm Chiplet IO Using 2.5D CoWoS Package with Real-Time and Per-Lane CDR and Bathtub Monitoring. - J. Gu; J. Ma; J. Guo; F. Guo; D. Liang; Y. Li; C. Shen; P. Gao; X. Zhang; J. Ding; M. Sorna; H. Wang; et al. (VLSI Technology and Circuits, 2024)