Yield and Cost Modeling for 3D Chip Stack Technologies. - Patrick P. Mercier; S. R. Singh 003; Krzysztof Iniewski; Brian Moore 001; P. O'Shea (CICC, 2006)