Analysis of the extra delay on interconnects caused by resistive opens and shorts. - Pablo Maqueda; Josep Rius 001 (IOLTS, 2009)