Reduced Precision Checking for a Floating Point Adder. - Patrick J. Eibl; Andrew D. Cook; Daniel J. Sorin (DFT, 2009)

An FPGA-based experimental evaluation of microprocessor core error detection with Argus-2. - Patrick J. Eibl; Albert Meixner; Daniel J. Sorin (SIGMETRICS, 2011)