A 4.8ps Resolution, PVT-insensitive Vernier-based TDC using switched-RO PLL and Back Gate Calibration. - Patroklos Pazionis; Andreas Tsimpos; Gerasimos Theodoratos; Georgios Panagopoulos (ISVLSI, 2025)