A reconfigurable VLSI systolic array processor for artificial neural networks / Paul Murtagh - Paul J. Murtagh (1995)

A Reconfigurable Bit-Serial VLSI Systolic Array Neuro-Chip. - Paul J. Murtagh; Ah Chung Tsoi (J. Parallel Distributed Comput., 1997)