Paula López Martinez
Orcid: 0000-0002-8218-8945Affiliations:
- University of Santiago de Compostela, Spain
According to our database1,
Paula López Martinez
authored at least 69 papers
between 1999 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on scopus.com
-
on orcid.org
On csauthors.net:
Bibliography
2024
IEEE Trans. Computational Imaging, 2024
2023
Ultra-Low-Power Low-Input-Voltage Charge Pump for Micro-Energy Harvesting Applications.
IEEE Trans. Circuits Syst. I Regul. Pap., January, 2023
Maximum Output Power Point Tracking for Low Power Photovoltaic Energy Harvesting Systems.
Proceedings of the 19th International Conference on Synthesis, 2023
CDS Free Frame Differencing Event Vision Pixel with Lateral Overflow Capacitor for Dynamic Range Extension.
Proceedings of the 30th IEEE International Conference on Electronics, Circuits and Systems, 2023
Proceedings of the 31st European Signal Processing Conference, 2023
Proceedings of the 57th Asilomar Conference on Signals, Systems, and Computers, ACSSC 2023, Pacific Grove, CA, USA, October 29, 2023
2022
An 11 mA Capacitor-Less LDO With 3.08 nA Quiescent Current and SSF-Based Adaptive Biasing.
IEEE Trans. Circuits Syst. II Express Briefs, 2022
0.6-V-V<sub>IN</sub> 7.0-nA-I<sub>Q</sub> 0.75-mA-I<sub>L</sub> CMOS Capacitor-Less LDO for Low-Voltage Micro-Energy-Harvested Supplies.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
Low-cost mobile mapping system solution for traffic sign segmentation using Azure Kinect.
Int. J. Appl. Earth Obs. Geoinformation, 2022
A 2-Tap Macro-Pixel-Based Indirect ToF CMOS Image Sensor for Multi-Frequency Demodulation.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Design of a 5-bit Signed SRAM-based In-Memory Computing Cell for Deep Learning Models.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
HDC8192: A General Purpose Mixed-Signal CMOS Architecture for Massively Parallel Hyperdimensional Computing.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Proceedings of the 2022 IEEE Sensors, Dallas, TX, USA, October 30 - Nov. 2, 2022, 2022
Proceedings of the 2022 IEEE Sensors, Dallas, TX, USA, October 30 - Nov. 2, 2022, 2022
Proceedings of the 29th IEEE International Conference on Electronics, Circuits and Systems, 2022
Low-Power Techniques on a CMOS Vision Sensor Chip for Event Generation by Frame Differencing with High Dynamic Range.
Proceedings of the 29th IEEE International Conference on Electronics, Circuits and Systems, 2022
A General-Purpose CMOS Vision Sensor with In-Pixel 5-bit Convolutional Layer Computation.
Proceedings of the 29th IEEE International Conference on Electronics, Circuits and Systems, 2022
2021
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021
Proceedings of the 28th IEEE International Conference on Electronics, 2021
2020
On-Chip Solar Energy Harvester and PMU With Cold Start-Up and Regulated Output Voltage for Biomedical Applications.
IEEE Trans. Circuits Syst. I Fundam. Theory Appl., 2020
J. Real Time Image Process., 2020
1.88 nA Quiescent Current Capacitor-Less LDO with Adaptive Biasing Based on a SSF Absolute Voltage Difference Meter.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Proceedings of the 27th IEEE International Conference on Electronics, Circuits and Systems, 2020
2019
Deep Learning-Based Multiple Object Visual Tracking on Embedded System for IoT and Mobile Edge Computing Applications.
IEEE Internet Things J., 2019
Ultralow power voltage reference circuit for implantable devices in standard CMOS technology.
Int. J. Circuit Theory Appl., 2019
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
On-Chip Solar Cell and PMU on the Same Substrate with Cold Start-Up from nW and 80 dB of Input Power Range for Biomedical Applications.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
Live Demonstration: Deep Learning-Based Visual Tracking of Multiple Objects on a Low-Power Embedded System.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
Design methodology of a 0.7 V, 64.5 pW @ 36°C, 1830μm<sup>2</sup> Subthreshold Voltage Reference for Implantable Devices.
Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems, 2019
2018
Pulsed time-of-flight pixel with on-chip 20 klux background light suppression in standard CMOS technology.
Int. J. Circuit Theory Appl., 2018
In-pixel analog memories for a pixel-based background subtraction algorithm on CMOS vision sensors.
Int. J. Circuit Theory Appl., 2018
Proceedings of the 2018 IEEE Nordic Circuits and Systems Conference, 2018
Impact of Analog Memories Non-Idealities on the Performance of Foreground Detection Algorithms.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
Live Demonstration: Light Energy Harvesting System with an On-Chip Solar Cell and Cold Start-Up.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
Results of 'iCaveats', a Project on the Integration of Architectures and Components for Embedded Vision.
Proceedings of the 12th International Conference on Distributed Smart Cameras, 2018
Live Demonstration: Deep Learning-Based Multiple Object Detection and Tracking on a Low-Power Embedded System.
Proceedings of the 12th International Conference on Distributed Smart Cameras, 2018
2017
Effect of temporal and spatial noise on the performance of hardware oriented background extraction algorithms.
Proceedings of the 15th IEEE International New Circuits and Systems Conference, 2017
2016
Dynamic joint model of capacitive charge pumps and on-chip photovoltaic cells for CMOS micro-energy harvesting.
Int. J. Circuit Theory Appl., 2016
Time-of-flight chip in standard CMOS technology with in-pixel adaptive number of accumulations.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
2015
Sensors, 2015
Proceedings of the IEEE Sensors Applications Symposium, 2015
Dark current optimization of 4-transistor pixel topologies in standard CMOS technologies for time-of-flight sensors.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
2014
Simplification and hardware implementation of the feature descriptor vector calculation in the SIFT algorithm.
Proceedings of the 24th International Conference on Field Programmable Logic and Applications, 2014
2013
Proceedings of the 20th IEEE International Conference on Electronics, 2013
Proceedings of the 21st European Conference on Circuit Theory and Design, 2013
2012
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
2011
Proceedings of the 20th European Conference on Circuit Theory and Design, 2011
2010
Proceedings of the 17th IEEE International Conference on Electronics, 2010
2009
A dc <i>I</i>-<i>V</i> model for short-channel polygonal enclosed-layout transistors.
Int. J. Circuit Theory Appl., 2009
Efficient software-hardware 3D heat equation solver with applications on the non-destructive evaluation of minefields.
Comput. Geosci., 2009
Proceedings of the 19th European Conference on Circuit Theory and Design, 2009
2008
FPGA-based hardware accelerator of the heat equation with applications on infrared thermography.
Proceedings of the 19th IEEE International Conference on Application-Specific Systems, 2008
2007
Proceedings of the FPL 2007, 2007
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007
2006
Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), 2006
2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), 2005
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005
2004
IEEE Trans. Geosci. Remote. Sens., 2004
2002
Int. J. Circuit Theory Appl., 2002
2000
Proceedings of the University as a Bridge from Technology to Society: IEEE International Symposium on Technology and Society, 2000
Design of multilayer discrete time cellular neural networks for image processing tasks based on genetic algorithms.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
1999
Genetic Algorithm Based Training for Multilayer Discrete-Time Cellular Neural Networks.
Proceedings of the Engineering Applications of Bio-Inspired Artificial Neural Networks, 1999