Design and FPGA Implementation of High-Speed Area and Power Efficient 64-bit Modified Dual CLCG based Pseudo Random Bit Generator. - Krishna Sai Tarun Ramapragada; Ajith Kumar Reddy Netla; Pavan Kalyan Chattada; Bhaskar Manickam (iSES, 2021)