Accelerating in-system FPGA debug of high-level synthesis circuits using incremental compilation techniques. - Pavan Kumar Bussa; Jeffrey Goeders; Steven J. E. Wilton (FPL, 2017)