VLSI design of dual-mode Viterbi/turbo decoder for 3GPP. - Kai Huang; Fan-Min Li; Pei-Ling Shen; An-Yeu Wu (ISCAS (2), 2004)