A task-level superscalar microarchitecture for large scale chip multiprocessors. - Jianqing Xiao; Pengwei Lv; Mian Lou; Xunying Zhang; Xubang Shen (RTCSA, 2014)