Co-Design of Algorithm and FPGA Accelerator for Conditional Independence Test. - Ce Guo; Wayne Luk; Alexander Warren; Joshua M. Levine; Peter Brookes (ASAP, 2023)

FPGA-Accelerated Causal Discovery with Conditional Independence Test Prioritization. - Ce Guo; Diego Cupello; Wayne Luk; Joshua M. Levine; Alexander Warren; Peter Brookes (FPL, 2023)