Peter Lee

Affiliations:
  • University of Kent


According to our database1, Peter Lee authored at least 28 papers between 1995 and 2015.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2015
An Improved Two-Step Binary Logarithmic Converter for FPGAs.
IEEE Trans. Circuits Syst. II Express Briefs, 2015

Multiplicative finite impulse response filters: implementations and applications using field programmable gate arrays.
IET Signal Process., 2015

2014
On the Accuracy of Digital Phase Sensitive Detectors Implemented in FPGA Technology.
IEEE Trans. Instrum. Meas., 2014

Two-stage logarithmic converter with reduced memory requirements.
IET Comput. Digit. Tech., 2014

2013
On the coefficient quantization of Multiplicative FIR filters.
Digit. Signal Process., 2013

2011
Hybrid-logarithmic arithmetic and applications.
PhD thesis, 2011

2008
An implementation of a multiplierless Hough transform on an FPGA platform using hybrid-log arithmetic.
Proceedings of the Real-Time Image Processing 2008, San Jose, CA, USA, January 28-29, 2008, 2008

Analysis of Time and Frequency Domain Performance of MFIR Filters.
Proceedings of the 2008 International Conference on Embedded Systems & Applications, 2008

FPGA Implementation of Cellular Automata Spaces Using a CAM Based Cellular Architecture.
Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems, 2008

2007
Logarithmic Codecs for Adaptive Beamforming in WCDMA Downlink Channels.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

LogTOTEM: A Logarithmic Neural Processor and its Implementation on an FPGA Fabric.
Proceedings of the International Joint Conference on Neural Networks, 2007

An Unbounded Parallel Binary Tree Adder for use on a Cellular Platform.
Proceedings of the First IEEE Symposium on Artificial Life, 2007

Evaluation of a Hybrid-Log 2D Wavelet Image Transform.
Proceedings of the 15th International Conference on Digital Signal Processing, 2007

An Efficient Implementation of a 2D DWT on FPGA.
Proceedings of the FPL 2007, 2007

Cellular Automata Based Binary Arithmetic for use on Self Repairing, Fault Tolerant Hardware.
Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007), 2007

2006
Mass Flow Measurement of Fine Particles in a Pneumatic Suspension Using Electrostatic Sensing and Neural Network Techniques.
IEEE Trans. Instrum. Meas., 2006

On-line Nonintrusive Measurement of Particle Size Distribution Through Digital Imaging.
IEEE Trans. Instrum. Meas., 2006

2005
The use of hybrid logarithmic arithmetic for root raised cosine matched filters in WCDMA downlink receivers.
Proceedings of the IEEE Wireless Communications and Networking Conference, 2005

Least squares adaptive algorithms suitable for multiplierless LMMSE detection in 3<sup>rd</sup> generation mobile systems.
Proceedings of the IEEE 16th International Symposium on Personal, 2005

2003
An FPGA Implementation of a Flexible, Parallel Image Processing Architecture Suitable for Embedded Vision Systems.
Proceedings of the 17th International Parallel and Distributed Processing Symposium (IPDPS 2003), 2003

Double precision floating-point arithmetic on FPGAs.
Proceedings of the 2003 IEEE International Conference on Field-Programmable Technology, 2003

An FPGA System for the High Speed Extraction, Normalization and Classification of Moment Descriptors.
Proceedings of the Field Programmable Logic and Application, 13th International Conference, 2003

2002
A programmable image signal processing architecture for embedded vision systems.
Proceedings of the 14th International Conference on Digital Signal Processing, 2002

SoftTOTEM: An FPGA Implementation of the TOTEM Parallel Processor.
Proceedings of the Field-Programmable Logic and Applications, 2002

2000
Statistical Pattern Recognition Using the Normalized Complex Moment Components Vector.
Proceedings of the Advances in Pattern Recognition, Joint IAPR International Workshops SSPR 2000 and SPR 2000, [8th International Workshop on Structural and Syntactic Pattern Recognition, 3rd International Workshop on Statistical Techniques in Pattern Recognition], Alicante, Spain, August 30, 2000

Combined Geometric Transformation and Illumination Invariant Object Recognition in RGB Color Images.
Proceedings of the 15th International Conference on Pattern Recognition, 2000

1998
An FPFA Based Object Recognition Machine.
Proceedings of the Field-Programmable Logic and Applications, 1998

1995
Special-purpose parallel architectures for high-performance machine learning.
Proceedings of the High-Performance Computing and Networking, 1995


  Loading...