Design validation of .18 μm 1 GHz cache and register arrays. - Doug Malone; Paul Bunce; Joe DellaPietro; John Davis; James Dawson; Thomas J. Knips; Don Plass; Phil Pritzlaff; Kenneth Reyer (CICC, 2000)