A content addressable memory management unit with on-chip data cache. - A. Kemal Goksel; Robert H. Krambeck; Philipp P. Thomas; Mean-Sea Tsay; Cheng Yueh Chen; Donald G. Clemons; Frank D. LaRocca; Liang-Peng Mai (IEEE J. Solid State Circuits, 1989)