R, G, B acquisition interface with line-locked clock generator for flat panel display. - Hervé Marie; Philippe Belin (IEEE J. Solid State Circuits, 1998)