Design-space exploration of ultra-low power CMOS logic gates in a 28 nm FD-SOI technology. - Marten Vohrmann; Philippe Geisler; Thorsten Jungeblut; Ulrich Rückert 001 (ECCTD, 2017)