Saving 78.11% Dhrystone power consumption in FPU by clock gating while still keeping co-operation with CPU. - Minh Thien Trieu; Huong Thien Hoang; Phong The Vo; Hung Bao Vo; Yoichi Yuyama (ASICON, 2011)