A modified method of logical effort for FinFET circuits considering impact of fin-extension effects. - Archana Pandey; Pitul Garg; Shobhit Tyagi; Rajeev Ranjan; Anand Bulusu (ISQED, 2018)