Architecture and data migration methodology for L1 cache design with hybrid SRAM and volatile STT-RAM configuration. - Wei-Kai Cheng; Yen-Heng Ciou; Po-Yuan Shen (Microprocess. Microsystems, 2016)