Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration. - Saurabh K. Tiwary; Pragati K. Tiwary; Rob A. Rutenbar (DAC, 2006)