STEP: a unified design methodology for secure test and IP core protection. - Pranav Yeolekar; Rishad A. Shafik; Jimson Mathew; Dhiraj K. Pradhan; Saraju P. Mohanty (ACM Great Lakes Symposium on VLSI, 2012)