An abstraction mechanism to maximize stimulus portability across RTL, FPGA, software models and silicon of SoCs. - Mrinal Bose; Prashant Naphade; Jayanta Bhadra; Hillel Miller (ISQED, 2009)