Automatic Synthesis of Boolean Expression and Error Detection from Logic Circuit Sketches. - Sahil Dhiman; Pushpinder Garg; Divya Sharma; Chiranjoy Chattopadhyay (NCVPRIPG, 2017)