Layout optimizations to decrease internal power and area in digital CMOS standard cells. - Jordan Innocenti; Franck Julien; Jean-Michel Portal; Laurent Lopez; Q. Hubert; Pascal Masson; Jacques Sonzogni; Stephan Niel; Arnaud Régnier (MIPRO, 2015)