A 105-dB SFDR 16-bit SAR ADC with a Window Capacitor Calibration Scheme. - Qi-Fen Zeng; Chia-Hui Tien; Yung-Hui Chung (ISCAS, 2024)