A high-resolution pipeline time-to-digital converter in 0.18μm CMOS technology. - Yongsheng Wang; Qiao Ye; Han Zhao; Xiaowei Liu (ASICON, 2017)